[libre-riscv-dev] [Bug 155] a PLL is needed for the SoC

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Tue May 26 22:30:49 BST 2020


--- Comment #16 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
(In reply to Staf Verhaegen from comment #15)
> > Input: 24 MHz XTAL
> AFAIK there is no crystal oscillator IP available for this project so I
> assumed the input clock would be CMOS.

if we do not have all the pieces, yes we will use a CMOS external clock, this
is the fallback.

Professor Galyco, i may not have made it clear: we are not signing any NDAs and
so need *everything* from scratch that would normally be provided by the
Foundry (under NDA).  thank you for raising this, Staf.

did the PLL that you developed also include a XTAL interface?

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list