[libre-riscv-dev] daily kan-ban update 25may2020

Luke Kenneth Casson Leighton lkcl at lkcl.net
Tue May 26 00:40:10 BST 2020

On Tuesday, May 26, 2020, Cole Poirier <colepoirier at gmail.com> wrote:

> May 25 2020, at 3:45 pm, Luke Kenneth Casson Leighton <lkcl at lkcl.net>
> wrote:
> > we need to find the full implementation, an actual serialized-irq master
> After about 30 min of googling I've only been able to find the following
> which I believe from the below copyright is what you're looking for?
> ```
> $Id: serirq_host.v,v 1.2 2008-12-27 19:46:18 hharte Exp $   ////
> ////  serirq_host.v - SERIRQ Host Controller                      ////
> ////                                                              ////
> ////  This file is part of the Wishbone LPC Bridge project        ////
> ////  http://www.opencores.org/projects/wb_lpc/                   ////
> ////                                                              ////
> ////  Author:                                                     ////
> ////      - Howard M. Harte (hharte at opencores.org)
> ```
> https://opencores.org/websvn/filedetails?repname=wb_lpc&
> path=%2Fwb_lpc%2Ftrunk%2Frtl%2Fverilog%2Fserirq_host.v
> Once you let me know if this is correct I'll add it to the wiki and
> crossref with bug 304.

it looks like it.  we can ask Raptor Engineering.

> Aside from this, my only other active bug report is to do with fixing
> one small thing in coriolis2 chroot setup script and documenting the
> changes to the hdl_workflow on the wiki. Is there HDL work that I can
> take on?

yes.  the multiport Regfile one.

 it should be simple to do, it is just to use Cat() on the 8 ports data.

however it should be done under a Mux which ensures only one reader/writer

i will write more in the bugreport.

this one is time sensitive.

> Possibly some formal proofs that I could see if I can crack?

actually one for Regfile and RegfileArray would be good.

if you can raise a bugreport about that?


crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68

More information about the libre-riscv-dev mailing list