[libre-riscv-dev] [Bug 330] create POWER9 Logic Pipeline
bugzilla-daemon at libre-soc.org
bugzilla-daemon at libre-soc.org
Fri May 22 18:17:57 BST 2020
https://bugs.libre-soc.org/show_bug.cgi?id=330
--- Comment #2 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
michael i am just reviewing the isatables for LOGICAL operations. two things
struck me:
1. CR0 is apparently an input for OP_CNTZ but not an output, and we have no cr0
in LogicalInputData.
2. i am not seeing any of the LOGICAL operations listed as needing carry in nor
producing carry out.
looking here:
https://libre-soc.org/openpower/isa/fixedlogical/
it does not appear that any or them set anything other than CR0 and that is an
output only.
--
You are receiving this mail because:
You are on the CC list for the bug.
More information about the libre-riscv-dev
mailing list