[libre-riscv-dev] [Bug 330] create POWER9 Logic Pipeline

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Thu May 21 01:57:26 BST 2020


--- Comment #1 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
i'm not seeing anything in main_stage.py that uses XER carry_in.  it appears
extraneous.  sticky overflow on the other hand, because carry can be generated,
should be.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list