[libre-riscv-dev] [Bug 305] Create Pipelined ALU similar to alu_hier.py

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Thu May 14 20:27:52 BST 2020


--- Comment #70 from Michael Nolan <mtnolan2640 at gmail.com> ---
(In reply to Luke Kenneth Casson Leighton from comment #68)
>   File "/home/lkcl/src/libresoc/soc/src/soc/decoder/isa/fixedlogical.py",
> line 223, in op_prtyd
>     s = s / RS[i % 8 + 7]
> erm... ermermerm... that doesn't look right.  divide?  instead of ^ (XOR)?
> TypeError: unsupported operand type(s) for /: 'int' and 'SelectableInt'
> i think, really, we need to do the same trick done with eq, ge etc, turn all
> operations from using python "op1 + op2" into "add(op1, op2)" and sort out
> the operands - convert to SelectableInt - in there.

There's no way they actually mean division there... If so, then every time that
bit is 0 you get a divide by 0...

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list