[libre-riscv-dev] [Bug 305] Create Pipelined ALU similar to alu_hier.py

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Mon May 11 01:04:15 BST 2020


--- Comment #34 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---

hmmm, anton's team has synthesised the commonality between the different
rotates and shifts


back in execute1.vhdl they do this:

  right_shift <= '1' when e_in.insn_type = OP_SHR else '0';
  rot_clear_left <= '1' when e_in.insn_type = OP_RLC or e_in.insn_type =
OP_RLCL else '0';
  rot_clear_right <= '1' when e_in.insn_type = OP_RLC or e_in.insn_type =
OP_RLCR else '0';

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list