[libre-riscv-dev] minimum viable ASIC
yimmanuel3 at gatech.edu
Fri May 8 13:43:58 BST 2020
I talked to Raptor and if Series A doesn’t pan out in August, Raptor is willing to foot 30k for PLL design in exchange for some equity.
More information about the libre-riscv-dev