[libre-riscv-dev] minimum viable ASIC
Luke Kenneth Casson Leighton
lkcl at lkcl.net
Fri May 8 11:42:57 BST 2020
On Friday, May 8, 2020, Staf Verhaegen <staf at fibraservi.eu> wrote:
> Why only 24MHz without PLL ? You should have problems getting external
> clock frequencies up to 100MHz without a problem inside a chip.
really? great! and that's driven from an external 100mhz clock? it seems
a little high, i guess i am used to SoCs which all run from a 24mhz XTAL.
crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68
More information about the libre-riscv-dev