[libre-riscv-dev] libresoc memory architecture

Jacob Lifshay programmerjake at gmail.com
Wed Jun 24 20:51:59 BST 2020

One note:
conventional wisdom is that once your outside of the stuff that's local to
a core (and even some before then), all interfaces are non-speculative.
That also greatly simplifies the required hardware support for spectre,
since otherwise it's very easy to leak data from one core to another
through shared speculative hardware.


More information about the libre-riscv-dev mailing list