[libre-riscv-dev] Minerva L1 Cache

Luke Kenneth Casson Leighton lkcl at lkcl.net
Mon Jun 15 21:53:57 BST 2020

On Mon, Jun 15, 2020 at 9:31 PM Yehowshua <yimmanuel3 at gatech.edu> wrote:
> >
> > I reached out to Jean Paul from lambda concepts about this.
> > Once I figure out exactly how Minerva core works - I’ll write a
> > tiny unit bench for it. Hopefully this would be helpful in modifying
> > it for our needs.

yes please.  please drop it into soc/src/soc/minerva/test/... ah!
excellent!  there *is* a test_cache.py already in that directory.
(i'm currently making all imports explicit)

> Actually - I figured it out.

ah excellent

> Stage1 and stage2.
> Stage1 is address pre-fetch.
> Stage 2 is actual fetch.

okaay.  which isn't documented.  no code-comments (at all).  sigh.

More information about the libre-riscv-dev mailing list