[libre-riscv-dev] Minerva L1 Cache

Yehowshua yimmanuel3 at gatech.edu
Mon Jun 15 22:08:41 BST 2020

> there *is* a test_cache.py already in that directory.
> (i'm currently making all imports explicit)

Right this is the formal.

The formal doesn’t make it clear how to actually 
use the thing.

Another question: what is the interface you want to the cache?
I think you said you wanted to go with Minerva’s loadstore frontend?

Could be a bit tricky as the loadstore frontend uses stage specific
bit masks. Might be easier to morph the L1 cache to your needs directly.

From your video, it seems that there is no instruction cache vs. data cache.

Can you specify what interface you want to see from the cache’s perspective?
I suspect the only change we need to make is set s1_stall to Const(0), and disable 
s2_addr in Minerva’s L1Cache.


More information about the libre-riscv-dev mailing list