[libre-riscv-dev] [Bug 376] Assess 40/45 nm 2022 target and interfaces

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Fri Jun 12 18:44:01 BST 2020


--- Comment #9 from Jacob Lifshay <programmerjake at gmail.com> ---
Additional note: Gigabit ethernet requires 4 tx and 4 rx serdes assuming we
have the PHY integrated on-chip. All 4 twisted pairs are operated in both
directions simultaneously.

See section in https://en.wikipedia.org/wiki/Gigabit_Ethernet#1000BASE-T

If we're integrating our own PHYs, it'd be nice to support 2.5G, 5G, and/or 10G
as well.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list