[libre-riscv-dev] [Bug 120] implement RISC-V FSGNJ instruction

[bugzilla-daemon at libre-riscv.org]

http://bugs.libre-riscv.org/show_bug.cgi?id=120

--- Comment #7 from Michael Nolan <mtnolan2640 at gmail.com> ---
Thanks for the help! I have something working more or less, but I'd like to
formally verify it too.

-- 
You are receiving this mail because:
You are on the CC list for the bug.