[Libre-soc-bugs] [Bug 865] implement vector bitmanip opcodes

[bugzilla-daemon at libre-soc.org]

https://bugs.libre-soc.org/show_bug.cgi?id=865

--- Comment #15 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
follow-on for context:

https://git.libre-soc.org/?p=openpower-isa.git;a=blob;f=src/openpower/decoder/power_decoder.py;h=2b4799c6dcf53a43879a167250d52389bd83ee7a;hb=8d1e13117cc677247b93542cec6adcf6fc7fd841#l739

 739         Subdecoder(pattern=22, opcodes=get_csv("minor_22.csv"),
 740                    opint=False, bitsel=(0, 11), suffix=None,

that says that the pattern-matcher is looking for a string
(opint=False --> "---NN-NN---")

and that it's looking for a pattern of length 11 in MSB0 bit-positions
21..31 (python range 0,11).   yes. i know.  because MSB0 because LSB0
because python range-numbering the end is +1, sigh.

so that's why the minor_22.csv has opcodes involving "-" don't cares,
and why it has to be exactly 11 long

-- 
You are receiving this mail because:
You are on the CC list for the bug.