[libre-riscv-dev] [Bug 306] Formal Correctness Proof for ALU pipeline

[bugzilla-daemon at libre-soc.org]

https://bugs.libre-soc.org/show_bug.cgi?id=306

--- Comment #5 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
  70         comb += Assume(a[32:64] == 0)
  71         comb += Assume(b[32:64] == 0)

michael in the alu proof should those be conditional? with m.If(op.is_32bit)?

-- 
You are receiving this mail because:
You are on the CC list for the bug.