[libre-riscv-dev] [Bug 351] create a "block" (mass) regfile port (read and write) onto an array-based regfile

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Tue May 26 02:18:36 BST 2020


--- Comment #2 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---

saw this.

i think... actually... the list  of ports in the constructor, have to be done
manually, then those wired via a mux to the "real" ports

so a for loop adds RecordObjects

ren=1, data=bitwidth/nregs

then appends an *extra* on
ren=nregs, data=bitwidth

then in the constructor:

* test port[-1].ren == 0

* if zero then for all ports 0 to nregs, connect *internal* port to external

* else put bitwidth/nregs bits of port[-1].data onto port[loopindex].data and
also do same with enable bits.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list