[libre-riscv-dev] [Bug 216] LOAD STORE buffer needed

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Sun May 24 20:29:45 BST 2020


https://bugs.libre-soc.org/show_bug.cgi?id=216

--- Comment #41 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
On Sun, May 24, 2020 at 8:23 PM Tobias Platen <libre-soc at platen-software.de>
wrote:
>
> this evening:
>
> I began working on the elaboratable function of the DataMerger class, which I still haven't commited yet.
> If all bits in addr_array_i are zero the output will be zero too as nothing needs to be merged.

that would be correct.  it would indicate that the LD/ST unit is idle.


> I' now asking myself weather the interface is correct, and how the DataMerger is used.

it is used as in the diagram in the video.  it is also the piece marked
"Priority Picker" in this diagram:

https://libre-soc.org/3d_gpu/180nm_single_core_testasic_memlayout.jpg

-- 
You are receiving this mail because:
You are on the CC list for the bug.


More information about the libre-riscv-dev mailing list