[libre-riscv-dev] [Bug 325] create POWER9 TRAP pipeline

[bugzilla-daemon at libre-soc.org]

https://bugs.libre-soc.org/show_bug.cgi?id=325

--- Comment #10 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
could also add SPRSET as well (1 more SPR reg to input)

-- 
You are receiving this mail because:
You are on the CC list for the bug.