[libre-riscv-dev] [Bug 336] ALU CompUnit needs to recognise that RA (src1) can be zero

[bugzilla-daemon at libre-soc.org]

https://bugs.libre-soc.org/show_bug.cgi?id=336

--- Comment #2 from Cesar Strauss <cestrauss at gmail.com> ---
Dear Luke,

Please do not bother drawing a gate level diagram for the FSM. Your description
is enough.

For the dataflow (registers, ALU, muxes), yes, a diagram is useful, but do
represent the whole FSM as an empty box.

I find that I can better design an FSM by starting from a behavioral
description, preferably in the form of a timing diagram.

If you like, you can draw one in paper, of what you want to see in the GTKWave
window. With arrows linking what edge causes which transition in another
signal.

What do you think?

Regards,

Cesar

-- 
You are receiving this mail because:
You are on the CC list for the bug.