[libre-riscv-dev] [Bug 333] investigate why CR pipeline code took 100% CPU and locked up generating ILANG

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Thu May 21 17:02:24 BST 2020


--- Comment #10 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
hm need to decide the register allocation scheme.  it is ok to have 4bit CR go
into a 32bit operand but not to have CR data go down an INT path.

or, if we do, MUXes are needed to cross data from one series of regfile paths
to another.

this could be done for when we have the cyclic buffers in place, easily.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list