[libre-riscv-dev] [Bug 70] evaluate Bus Architectures

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Wed May 20 18:49:48 BST 2020


--- Comment #13 from Jacob Lifshay <programmerjake at gmail.com> ---
(In reply to Luke Kenneth Casson Leighton from comment #12)
> (In reply to Jacob Lifshay from comment #11)
> > discovered that there are already quite a few protocols that are much more
> > widely used than omnixtend that support cache coherent memory access over a
> > network: google "rdma cache coherent"
> adding "wishbone" to that and opensparc T1 comes up
> https://www.oracle.com/technetwork/systems/opensparc/opensparc-internals-

neat! note that wishbone is not designed to run over ethernet or similar,
unlike most other rdma protocols.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list