[libre-riscv-dev] [Bug 313] Create Branch Pipeline for POWER9

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Tue May 19 19:30:14 BST 2020


--- Comment #23 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
i looked more closely at the difference between branch, sys and trap, and rheir
combination would be a massive EIGHT incoming register ports.

* RA, RB, CR, MSR for trap
* 2x SPRs, MSR for syscalls
* 2x SPRs, no MSR for branches

this is too much.

i had assumed that MSR was a SPR, it isn't.

so the number of SPRs for branch can be reduced to 2.  spr3 can be deleted.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list