[libre-riscv-dev] daily kan-ban update 19may2020

Luke Kenneth Casson Leighton lkcl at lkcl.net
Tue May 19 18:56:20 BST 2020

On Tue, May 19, 2020 at 6:47 PM Michael Nolan <mtnolan2640 at gmail.com> wrote:
> Today I was going to try and work on the trap block, but it looks like
> Luke is already working on defining the registers for it and I don't
> want to interfere.

nope, go for it Michael.  i was just taking notes.  it is end-of-day
here for me anyway.

> I was able to modify caller.py to correctly generate carries, and added
> checking of the carry bit to the alu unit tests. One snarl with that
> though is I am unable to get qemu to show modifications to the carry bit
> in XER for some reason. This isn't an issue for carry (or overflow), but
> it would be good to have for the 32 bit carry and overflow. I may need
> to hold off on the 32 bit versions until I'm able to run tests on a real
> power machine.


> I also looked at the differences between nmutil.clz and nmigen's
> PriorityEncoder, and summarized them in
> https://bugs.libre-soc.org/show_bug.cgi?id=326

yep good call, closed and commented nmigen.clz given that it's better.

have to remember that because PriorityEncoder gets used in a few places.


More information about the libre-riscv-dev mailing list