[libre-riscv-dev] [Bug 325] create POWER9 TRAP pipeline

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Tue May 19 17:54:55 BST 2020


Jacob Lifshay <programmerjake at gmail.com> changed:

           What    |Removed                     |Added
                 CC|                            |programmerjake at gmail.com

--- Comment #4 from Jacob Lifshay <programmerjake at gmail.com> ---
I think this should also cover interrupts.

I would suggest having the execution unit be a FSM since traps/interrupts are
rare, so the FSM is not activated unless a trap/interrupt is taken. When we
receive an external interrupt, we could switch the decoder to insert a special
trap instruction instead of decoding normally.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list