[libre-riscv-dev] [Bug 313] Create Branch Pipeline for POWER9

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Sat May 16 01:56:36 BST 2020


https://bugs.libre-soc.org/show_bug.cgi?id=313

--- Comment #19 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
(In reply to Luke Kenneth Casson Leighton from comment #18)
> while you're doing the cr pipe i'll sort out spr1/2/3 in branch.

done - please do let me know if the submodule is messed up (it shouldn't be).

in the unit test it will be necessary to have some detection logic (decoding
the op somewhat) in order to correctly set spr1,2,3.  this will not be
"wasted" code because once written it is exactly what the instruction-issue
phase will have to do.

-- 
You are receiving this mail because:
You are on the CC list for the bug.


More information about the libre-riscv-dev mailing list