[libre-riscv-dev] [Bug 308] New: POWER variable-length encoding scheme needed

[bugzilla-daemon at libre-soc.org]

https://bugs.libre-soc.org/show_bug.cgi?id=308

            Bug ID: 308
           Summary: POWER variable-length encoding scheme needed
           Product: Libre-SOC's first SoC
           Version: unspecified
          Hardware: PC
                OS: Linux
            Status: CONFIRMED
          Severity: enhancement
          Priority: ---
         Component: Specification
          Assignee: lkcl at lkcl.net
          Reporter: lkcl at lkcl.net
                CC: libre-riscv-dev at lists.libre-riscv.org
   NLnet milestone: ---

instruction stream order needs to be sorted out so that the proposed
Compressed/48/64/VBLOCK encoding will fit.  currently, LE on POWER
is wholly unsuited to variable-length ISA encoding due to the opcode
being at the wrong end of a sequential instruction byte stream

https://libre-soc.org/openpower/

http://lists.libre-riscv.org/pipermail/libre-riscv-dev/2020-May/006553.html

-- 
You are receiving this mail because:
You are on the CC list for the bug.