[libre-riscv-dev] PowerISA 3.1 (Power10) spec released
cand at gmx.com
Tue May 12 09:50:42 BST 2020
On Tue, 12 May 2020 09:33:52 +0100
Luke Kenneth Casson Leighton <lkcl at lkcl.net> wrote:
> i recall (and could be wrong about) seeing that there's different
> bits, one covering instructions, one covering data. would need to
> read them more closely. are you saying that the BE-for-instructions
> bit will flip *data* order as well?
I'm not that familiar with the low level details, I was speaking from
the compliance POV. Aka BE instructions only is not enough to be
compliant. If there are plans to support full BE, then it'd be fine.
More information about the libre-riscv-dev