[libre-riscv-dev] [Bug 70] evaluate Bus Architectures

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Mon May 11 22:20:50 BST 2020


https://bugs.libre-soc.org/show_bug.cgi?id=70

--- Comment #10 from Jacob Lifshay <programmerjake at gmail.com> ---
if we implemented omnixtend over wireguard, we would only need to implement
data packets in HW, relying on linux or some microcontroller to handle
connection keepalive, setup, teardown, etc.

-- 
You are receiving this mail because:
You are on the CC list for the bug.


More information about the libre-riscv-dev mailing list