I haven't checked but I'm 99% sure that we will need to implement standard Power atomics, fences, ll/sc (including 128-bit version), cache flushes, and non-cacheable load/store operations if we want to support Linux on our october test chip. Jacob