[libre-riscv-dev] [Bug 296] idea: cyclic buffer between FUs and register file
bugzilla-daemon at libre-soc.org
bugzilla-daemon at libre-soc.org
Sun May 3 15:07:06 BST 2020
https://bugs.libre-soc.org/show_bug.cgi?id=296
--- Comment #14 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
i've updated the descriptive text at the page:
https://libre-soc.org/3d_gpu/architecture/regfile/
a review and commentary appreciated, so that architecturally this is
understood, and any potential errors and omissions detected.
--
You are receiving this mail because:
You are on the CC list for the bug.
More information about the libre-riscv-dev
mailing list