[libre-riscv-dev] [Bug 268] nmigen does not seem to support write-through SRAM

bugzilla-daemon at libre-riscv.org bugzilla-daemon at libre-riscv.org
Fri Mar 27 16:05:39 GMT 2020


--- Comment #4 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
okaaay so that's write-port *priority*, not the same thing as write-*through*
capability.  you've got a (similar?) unit test kicking around, would you be ok
writing a similar one that checks if what is written can be read on the same
clock cycle?

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list