[libre-riscv-dev] [Bug 186] Create decoder for SOC: Power ISA and RISC-V

bugzilla-daemon at libre-riscv.org bugzilla-daemon at libre-riscv.org
Tue Mar 24 06:14:55 GMT 2020


--- Comment #100 from Jacob Lifshay <programmerjake at gmail.com> ---
one issue with qemu is that it doesn't properly implement everything -- for
example, it doesn't appear to implement the FPSCR.FR bit (I've been reading its
source as an additional reference for simple-soft-float).

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list