[libre-riscv-dev] LibreSOC - RISCV and POWER dual architecture feasibility

Immanuel, Yehowshua U yimmanuel3 at gatech.edu
Sun Mar 15 20:00:02 GMT 2020

Previous message (by thread): [libre-riscv-dev] LibreSOC - RISCV and POWER dual architecture feasibility
Next message (by thread): [libre-riscv-dev] LibreSOC - RISCV and POWER dual architecture feasibility
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

> x86 and x86_64 user-mode since the patents for the base ISA will have
> expired by then

Did you hear THAT intel?
Soto voice: Watch out

Previous message (by thread): [libre-riscv-dev] LibreSOC - RISCV and POWER dual architecture feasibility
Next message (by thread): [libre-riscv-dev] LibreSOC - RISCV and POWER dual architecture feasibility
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the libre-riscv-dev mailing list