[libre-riscv-dev] daily kan-ban update 27jun2020

Luke Kenneth Casson Leighton lkcl at lkcl.net
Sat Jun 27 20:47:55 BST 2020


On Saturday, June 27, 2020, Luke Kenneth Casson Leighton <lkcl at lkcl.net>
wrote:

>
>
> rest of day:
> * maybe try putting new Configureable PortInterface classes into test
> core, see what happens when connecting to wishbone
>
>
ha, now this is fascinating.  i arranged for TstL0CacheBuffer to use the
new ConfigPortInterface class, which can be told either to use the simple
TestMemory *or* use the wishbone connection to harry ho's SRAM.

result: soc/fu/compunit/test_ldst_compunit.py goes into a permanent busy
state even though the ConfigPortInterface unit tests work and so does the
simple TestMemory.

which is particularly obtuse.

l.



-- 
---
crowd-funded eco-conscious hardware: https://www.crowdsupply.com/eoma68


More information about the libre-riscv-dev mailing list