[libre-riscv-dev] Minerva L1 Cache
Yehowshua
yimmanuel3 at gatech.edu
Mon Jun 15 04:09:36 BST 2020
And more generally, if I understand things correctly:
Our memory architecture is the following?
cpu -> MMU -> L1 Cache -> main memory?
Yehowshua
More information about the libre-riscv-dev
mailing list