[libre-riscv-dev] [Bug 382] New: nmigen wishbone Memory object needed

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Sun Jun 14 18:32:15 BST 2020


            Bug ID: 382
           Summary: nmigen wishbone Memory object needed
           Product: Libre-SOC's first SoC
           Version: unspecified
          Hardware: PC
                OS: Linux
            Status: CONFIRMED
          Severity: enhancement
          Priority: ---
         Component: Source Code
          Assignee: lkcl at lkcl.net
          Reporter: lkcl at lkcl.net
                CC: libre-riscv-dev at lists.libre-riscv.org
   NLnet milestone: ---

for testing purposes (and also because we will actually need an on-board SRAM
and maybe a ROM as well) we need a means to place a Memory object behind a
wishbone bus.

does anyone know of anything like this?

one of the simplest ways to achieve it is to hack the minerva L1 cache
code, removing the "tag" aspect and substituting direct memory read-write.

however it would be preferable not to spend the time doing that if someone
knows of a pre-existing block.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list