[libre-riscv-dev] Handling POWERVec Instructions

Yehowshua yimmanuel3 at gatech.edu
Thu Jun 11 22:21:49 BST 2020

Just spitballing here…

But what we could do is trap and then scan the next 1024 instruction in software and JIT to SimpleV.

Maybe we should modify the Linux ELF loader so that in general, it scans binaries for any POWER instructions before placing them into memory, and if it sees any, it passes the binary to a POWERVec -> SimpleV jitter.

Jilting isn’t all that bad - after all - Android does it - and we only need it IF we have POWER instructions - which for most SBC use cases - is probably pretty rare.


More information about the libre-riscv-dev mailing list