[libre-riscv-dev] [Bug 372] create cycle-accurate JIT-compiler-based processor simulator

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Wed Jun 10 00:17:05 BST 2020


--- Comment #3 from Jacob Lifshay <programmerjake at gmail.com> ---
(In reply to Luke Kenneth Casson Leighton from comment #2)
> (In reply to Jacob Lifshay from comment #0)
> > This could allow simulating our processor model much faster than most other
> > methods.
> pearpc already contains both a JIT and a cycle-accurate mode.
> there is also power-gem5 which was recently updated to be capable of
> running a linux kernel (and the 500mb/sec memory leak fixed).
> both of these are written in c / c++ and are extremely fast.
> is there a compelling reason to, using an appropriate colloquialism,
> "reinvent the wheel?"

I haven't heard of a simulator that is cycle-accurate and JIT-compiled at the
same time, all the ones I've seen before are one or the other (perhaps
dynamically switchable) but not both simultaneously.

This bug report was mostly just to record my idea since it would be useful,
rather than a strict requirement.

This could be used to do things like run a few tens or hundreds of billions of
cycles on a fpga and check that the entire pipeline state matches the simulator
exactly -- unless the simulator is quite fast, that isn't very practical simply
because the existing simulators are too slow or not cycle-accurate.

This is like a bounded-cycle-count formal proof (icr the right term) except
that we can run it for millions or billions of times as many cycles.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list