[libre-riscv-dev] [Bug 339] create POWER9 ROTATE (SHIFTROT) pipeline

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Sun Jun 7 15:32:31 BST 2020


--- Comment #8 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
(In reply to Luke Kenneth Casson Leighton from comment #7)
> sradi is different
> carry <- s & ((r& ¬m) != 0) CA <- carry CA32 <- carry
> best add CA and CA32 to the fields that can be returned.

sorted.  it's a bit of a mess, had to special-case it, but it's

also noted that rotator.vhdl has changed (support for OP_EXTSWSLI
which i may add next)

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list