[libre-riscv-dev] [Bug 325] create POWER9 TRAP pipeline

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Fri Jun 5 05:19:12 BST 2020


--- Comment #45 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
 184                     with m.If(a[MSR_PR]):
 185                             msr_o[MSR_EE].eq(1)
 186                             msr_o[MSR_IR].eq(1)
 187                             msr_o[MSR_DR].eq(1)

should be msr_o.data

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list