[libre-riscv-dev] [Bug 325] create POWER9 TRAP pipeline

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Wed Jun 3 02:35:18 BST 2020


--- Comment #28 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
(In reply to Cole Poirier from comment #22)

> Thanks. I'm not sure how to tranlate c_in

err... errr... that means *sigh* having to look at the CSV files and see if
reg c can be moved to reg a, for MTMSR.

b _definitely_ needs to be in position "b" - so that means that in OP_RFID
this needs to be b not a:
     comb += self.o.msr.data[stt:end].eq( --->a<---- [stt:end])

> and in OP_MTMSR this seems to be
> done by just:
> ```
> comb += self.o.msr.data.eq(a)
> comb += self.o.msr.ok.eq(1)
> ```
> Is this correct?

it is... but we need to check minor_31.csv - ah:

that's wrong.  it says "RS goes into reg c" and if you look at
we don't *have* an rs.

so i'll go ahead and change that to:


and that will put RS into *a* (which we have)

gimme 1 sec...

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list