[libre-riscv-dev] [Bug 325] create POWER9 TRAP pipeline

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Wed Jun 3 01:11:03 BST 2020


--- Comment #23 from Cole Poirier <colepoirier at gmail.com> ---
Pushed a commit with your suggested fixes, however I don't think what I wrote
makes sense, but since I don't understand b_in and c_in I tried follow what you
did in OP_MTMSR.

Also, does OP_ADDPCIS need to be implemented? I cannot find it's implementation
in microwatt.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list