[libre-riscv-dev] [Bug 325] create POWER9 TRAP pipeline

bugzilla-daemon at libre-soc.org bugzilla-daemon at libre-soc.org
Wed Jun 3 00:46:44 BST 2020


--- Comment #20 from Cole Poirier <colepoirier at gmail.com> ---
Pushed a commit with my attempt at OP_RFID and OP_SC. Can you take a look at
OP_RFID because I found it hard and confusing to translate? Is the only
remaining TRAP instruction to be implemented OP_ADDPCIS? I see the pseudo code
here for it, but I cannot understand it. Should I look for it's implementation
in microwatt on github?

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list