[libre-riscv-dev] go die/cancel signals in fsm
Luke Kenneth Casson Leighton
lkcl at lkcl.net
Wed Jul 22 10:51:17 BST 2020
On Wed, Jul 22, 2020 at 3:01 AM Jacob Lifshay <programmerjake at gmail.com> wrote:
> I looked through the vcd generated for soc.simple.test.test_core and
> was unable to locate the signals used to tell the pipeline stages that
> the instruction they are currently operating on is canceled.
that's because we're using SimpleHandshakeRedir rather than
MaskCancellable, and are not going to do cancellation in the 180nm
core unless we get more people, and i can focus in the remaining very
short amount of time on doing absolutely nothing but add in the
three months is already far too short to even consider doing that, so
it is extremely unlikely to be added.
> This is
> needed to not have to wait 63(!) more clock cycles for a canceled div
> instruction to finish computing before another div instruction can be
ok so i added some code comments explaining what goes into CommonPipeSpec:
i'll also update the README...
More information about the libre-riscv-dev