[libre-riscv-dev] [Bug 163] New: Formally Verify the FPMAX module

[bugzilla-daemon at libre-riscv.org]

http://bugs.libre-riscv.org/show_bug.cgi?id=163

            Bug ID: 163
           Summary: Formally Verify the FPMAX module
           Product: Libre Shakti M-Class
           Version: unspecified
          Hardware: PC
                OS: Linux
            Status: CONFIRMED
          Severity: enhancement
          Priority: ---
         Component: Formal Verification
          Assignee: lkcl at lkcl.net
          Reporter: mtnolan2640 at gmail.com
                CC: libre-riscv-dev at lists.libre-riscv.org
   NLnet milestone: ---

A formal proof for the fpmax module has been created here:
https://git.libre-riscv.org/?p=ieee754fpu.git;a=blob;f=src/ieee754/fpmax/formal/proof_fmax_mod.py;h=700811963a89b4608d87b2d34791d392ddb60d6d;hb=HEAD

It can be run by running: python -m ieee754.fpmax.formal.proof_fmax_mod

-- 
You are receiving this mail because:
You are on the CC list for the bug.