[libre-riscv-dev] [Bug 70] evaluate Bus Architectures

bugzilla-daemon at libre-riscv.org bugzilla-daemon at libre-riscv.org
Wed Jan 8 10:22:07 GMT 2020


http://bugs.libre-riscv.org/show_bug.cgi?id=70

--- Comment #5 from Jacob Lifshay <programmerjake at gmail.com> ---
Inspired by PCIe errors due to my graphics card not being plugged in all the
way, I looked at the latest version of OmniXtend (v1.0.3-draft) and noticed
they fixed some of the things that bugged me about previous versions:

OmniXtend now works over standard ethernet switches (rather than needing
special programmable switches) -- they added the standard ethernet headers back
into the spec, using a custom ethernet protocol number.
This also allows a SoC's ethernet port to be shared between TCP/IP and
OmniXtend, though using the same ethernet port may not be the best idea as it
might expose internal memory traffic on the network (the fastest way to leak
sensitive information, other than someone posting a picture of their pile of
tax papers on facebook).

They also added flow control and retransmission.

Apparently, the spec also moved to being on ChipsAlliance's GitHub
organization:
https://github.com/chipsalliance/omnixtend

-- 
You are receiving this mail because:
You are on the CC list for the bug.


More information about the libre-riscv-dev mailing list