[libre-riscv-dev] [Bug 186] Create decoder for SOC

bugzilla-daemon at libre-riscv.org bugzilla-daemon at libre-riscv.org
Mon Feb 24 20:24:03 GMT 2020


--- Comment #13 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
(In reply to Michael Nolan from comment #10)

> I can. We're definitely going to need a right shift instruction regardless
> of how we do rlwinm. Should I create a separate bug report for that or
> update progress under either this one or 173?

yes make it a separate one because this bugreport is about instruction
decode, not ALU implementation.  do cross-reference this bugreport though.

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list