[libre-riscv-dev] [Bug 21] LPDDR3/LPDDR4 needed
bugzilla-daemon at libre-riscv.org
bugzilla-daemon at libre-riscv.org
Mon Feb 24 08:30:59 GMT 2020
http://bugs.libre-riscv.org/show_bug.cgi?id=21
--- Comment #4 from Jacob Lifshay <programmerjake at gmail.com> ---
(In reply to Luke Kenneth Casson Leighton from comment #3)
> (In reply to Jacob Lifshay from comment #2)
> > any source code links?
>
> no. it can be *made* libre on receipt of funds.
ah, missed that.
> > If we do go with the proprietary DDR PHY, for the test chip it might be a
> > good idea to include even a partial implementation of a libre PHY (maybe
> > with a separate power domain if we're worried about shorts)
>
> all DDR PHYs use separate power domains, the voltage levels are different
> from core (and other IO).
I had meant a separate power domain from even the other DDR interface such that
if there was a problem, it wouldn't prevent the chip from powering on.
> SDRAM (133mhz max) is the limit there and it is doable.
Yeah, makes sense.
Oh well, my ideas for the DLL might be useful for something else :)
--
You are receiving this mail because:
You are on the CC list for the bug.
More information about the libre-riscv-dev
mailing list