[libre-riscv-dev] [Bug 178] first coriolis2 tutorial, workflow and "test project" page

bugzilla-daemon at libre-riscv.org bugzilla-daemon at libre-riscv.org
Thu Feb 20 19:03:17 GMT 2020


--- Comment #35 from Luke Kenneth Casson Leighton <lkcl at lkcl.net> ---
hiya jp ok git clone  gitolite3 at libre-riscv.org:soclayout.git

soclayout$ python3 examples/part_sig_add.py
soclayout$ make -f Makefile2

the 2nd Makefile uses nets2.txt which contains $$ substitutions
for $.

i'm currently trying to track down why zero_27...24 have been created
and assigned to carry_in (part_sig_add_cts_r.vst line 1589) and
why zero_24 (and others) is giving Error 38 :width or/and type mismatch

You are receiving this mail because:
You are on the CC list for the bug.

More information about the libre-riscv-dev mailing list