[libre-riscv-dev] uniform instruction format
Luke Kenneth Casson Leighton
lkcl at lkcl.net
Mon Jun 17 03:48:42 BST 2019
NUTS.
svlen != VLen. sub-vector is like SIMD, isn't it?
nope.
64-bit external format is out. scratch it completely, we haven't got time.
l.
More information about the libre-riscv-dev
mailing list